**DATASHEET** 

### **Description**

The 5PB11xx is a high-performance LVCMOS Clock Buffer Family. It has best-in-class Additive Phase Jitter of 50fsec RMS.


There are five different fan-out variations, 1:2 to 1:10, available.

The IDT5PB11xx also supports a synchronous glitch-free Output Enable function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs. It comes in various packages and can operate from a 1.8V to 3.3V supply.

#### **Features**

- High performance 1:2, 1:4, 1:6, 1:8, 1:10 LVCMOS clock buffer
- Very low pin-to-pin skew <50 ps</li>
- Very low additive jitter <50 fs</li>
- Supply voltage: 1.8V to 3.3V
- fMAX = 200MHz
- Integrated serial termination for 50ohm channel
- Packaged in 8-, 14-, 16-, 20-pin TSSOP and small DFN and QFN packages
- Extended (-40°C to +105°C) temperature range

### **Block Diagram**



1



# **Pin Assignments for TSSOP Packages**


|       |   |             |        | -         |         |   |             |     |      |       |    |             |    |     |
|-------|---|-------------|--------|-----------|---------|---|-------------|-----|------|-------|----|-------------|----|-----|
| CLKIN | 1 |             | 8      | Y1        | CLKIN   | 1 |             | 14  | Y1   | CLKIN | 1  |             | 20 | Y1  |
| 1G    | 2 | EDD4400D001 | 7      | NC        | 1G      | 2 |             | 13  | Y3   | 1G    | 2  |             | 19 | Y3  |
| Y0    | 3 | 5PB1102PGGI | 6      | VDD       | Y0      | 3 |             | 12  | VDD  | Y0    | 3  |             | 18 | VDD |
| GND   | 4 |             | 5      | NC        | GND     | 4 | 5PB1106PGGI | 11  | Y2   | GND   | 4  |             | 17 | Y2  |
| '     |   |             |        | J         | VDD     | 5 |             | 10  | GND  | VDD   | 5  | 5PB1110PGGI | 16 | GND |
| CLKIN | 1 |             | 0      | Y1        | Y4      | 6 |             | 9   | Y5   | Y4    | 6  |             | 15 | Y5  |
| 1G    | 1 |             | 8<br>7 |           | GND     | 7 |             | 8   | VDD  | GND   | 7  |             | 14 | VDD |
| Y0    | 2 | 5PB1104PGGI | 6      | Y3<br>VDD |         |   |             |     | J    | Y6    | 8  |             | 13 | Y7  |
| GND   |   |             |        | Y2        | OLIZINI |   |             | 4.0 | ١,,, | VDD   | 9  |             | 12 | Y8  |
| GND   | 4 |             | 5      | 12        | CLKIN   | 1 |             | 16  | Y1   | Y9    | 10 |             | 11 | GND |
|       |   |             |        |           | 1G      | 2 |             | 15  | Y3   |       |    |             |    | l   |
|       |   |             |        |           | Y0      | 3 |             | 14  | VDD  |       |    |             |    |     |
|       |   |             |        |           | GND     | 4 | 5PB1108PGGI | 13  | Y2   |       |    |             |    |     |
|       |   |             |        |           | VDD     | 5 |             | 12  | GND  |       |    |             |    |     |
|       |   |             |        |           | Y4      | 6 |             | 11  | Y5   |       |    |             |    |     |
|       |   |             |        |           | GND     | 7 |             | 10  | VDD  |       |    |             |    |     |
|       |   |             |        |           | Y6      | 8 |             | 9   | Y7   |       |    |             |    |     |
|       |   |             |        |           |         |   |             |     | •    |       |    |             |    |     |


# **Pin Descriptions for TSSOP Packages**


| Device Number | LVCMOS<br>Clock Input | Clock Output<br>Enable | LVCMOS Clock Output                 | Supply Voltage | Ground       |
|---------------|-----------------------|------------------------|-------------------------------------|----------------|--------------|
|               | CLKIN                 | 1G                     | Y0, Y1, Y9                          | VDD            | GND          |
| 5PB1102PGGI   | 1                     | 2                      | 3, 8                                | 6              | 4            |
| 5PB1104PGGI   | 1                     | 2                      | 3, 8, 5, 7                          | 6              | 4            |
| 5PB1106PGGI   | 1                     | 2                      | 3, 14, 11, 13, 6, 9                 | 5, 8, 12       | 4, 7, 10     |
| 5PB1108PGGI   | 1                     | 2                      | 3, 16, 13, 15, 6, 11, 8, 9          | 5, 10, 14      | 4, 7, 12     |
| 5PB1110PGGI   | 1                     | 2                      | 3, 20, 17, 19, 6, 15, 8, 13, 12, 10 | 5, 9, 14, 18   | 4, 7, 11, 16 |



## Pin Assignments for DFN/QFN Packages







|     | CD C C C C C C C C C C C C C C C C C C | _   |
|-----|--|-----|
|     | 20 19 18 17 16                         | ]   |
| Y0  | 1 15                                   | Y2  |
| GND | 2 14                                   | GND |
| VDD | 3 5PB1110NDGI 13                       | Y5  |
| Y4  | 4 12                                   | VDD |
| GND | 5 11                                   | Y7  |
|     | 6 7 8 9 10                             |     |
| ,   | Y6<br>VDD<br>Y9<br>GND                 | -   |

# Pin Descriptions for DFN/QFN Packages

| Device Number | LVCMOS<br>Clock Input | Clock Output<br>Enable | LVCMOS Clock Output                | Supply Voltage | Ground      |
|---------------|-----------------------|------------------------|------------------------------------|----------------|-------------|
|               | CLKIN                 | 1G                     | Y0, Y1, Y9                         | VDD            | GND         |
| 5PB1102CMGI   | 1                     | 2                      | 3, 8                               | 6              | 4           |
| 5PB1104CMGI   | 1                     | 2                      | 3, 5, 7, 8                         | 6              | 4           |
| 5PB1106CMGI   | 15                    | 16                     | 1, 4, 9, 11, 13, 14                | 3, 8, 12       | 2, 5, 10    |
| 5PB1108CMGI   | 15                    | 16                     | 1, 4, 6, 7, 9, 11, 13, 14          | 3, 8, 12       | 2, 5, 10    |
| 5PB1110NDGI   | 19                    | 20                     | 1, 4, 6, 8, 10, 11, 13, 15, 17, 18 | 3, 7, 12, 16   | 2, 5, 9, 14 |

## **Output Logic Table**

| In    | Inputs |    |  |  |  |
|-------|--------|----|--|--|--|
| CLKIN | 1G     | Yn |  |  |  |
| X     | L      | L  |  |  |  |
| L     | Н      | L  |  |  |  |
| Н     | Н      | Н  |  |  |  |

After at least three cycles of input clock toggling. Output Enable function is asynchronous to eliminate any intermediate incorrect output clock cycles during transition which may cause frequency peaking to the downstream device.



### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 5PB11xx. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item                                     | Rating              |
|--|---------------------|
| Supply Voltage, VDD                      | 3.465V              |
| Output Enable and All Outputs            | -0.4 V to VDD+0.5 V |
| CLKIN                                    | -0.4 V to 3.465V    |
| Ambient Operating Temperature (extended) | -40 to +105°C       |
| Storage Temperature                      | -65 to +150°C       |
| Junction Temperature                     | 125°C               |
| Soldering Temperature                    | 260°C               |

## **Recommended Operation Conditions**

| Parameter   | Min.  | Тур. | Max.   | Units |
|---|-------|------|--------|-------|
| Ambient Operating Temperature (extended)          | -40   |      | +105   | °C    |
| Power Supply Voltage (measured in respect to GND) | +1.71 |      | +3.465 | V     |

### **DC Electrical Characteristics**

(VDD = 1.8V, 2.5V, 3.3V)

**VDD=1.8V ±5%**, Ambient temperature -40° to +105°C, unless stated otherwise

| Parameter                 | Symbol          | Conditions              | Min.    | Тур. | Max.    | Units |
|---------------------------|-----------------|-------------------------|---------|------|---------|-------|
| Operating Voltage         | VDD             |                         | 1.71    |      | 1.89    | V     |
| Input High Voltage, CLKIN | V <sub>IH</sub> | Note 1                  | 0.7xVDD |      | VDD     | V     |
| Input Low Voltage, CLKIN  | V <sub>IL</sub> | Note 1                  |         |      | 0.3xVDD | V     |
| Input High Voltage, 1G    | V <sub>IH</sub> |                         | 1.6     |      | VDD     | V     |
| Input Low Voltage, 1G     | V <sub>IL</sub> |                         |         |      | 0.6     | V     |
| Output High Voltage       | V <sub>OH</sub> | I <sub>OH</sub> = -5 mA | 1.4     |      |         | V     |
| Output Low Voltage        | V <sub>OL</sub> | I <sub>OL</sub> = 5 mA  |         |      | 0.4     | V     |
| Nominal Output Impedance  | Z <sub>O</sub>  |                         |         | 50   |         | Ω     |
| Input Capacitance         | C <sub>IN</sub> | CLKIN, 1G pin           |         | 5    |         | pF    |
| Operating Supply Current  | '               | ·                       | -       | 1    | 1       |       |
| 5PB1102                   |                 | 100MHz, No load, 25°C   |         | 8    |         |       |
| 5PB1104                   |                 | 100MHz, No load, 25°C   |         | 12   |         |       |
| 5PB1106                   | IDD             | 100MHz, No load, 25°C   |         | 16   |         | mA    |
| 5PB1108                   |                 | 100MHz, No load, 25°C   |         | 21   |         |       |
| 5PB1110                   |                 | 100MHz, No load, 25°C   |         | 25   |         |       |

Notes: 1. Nominal switching threshold is VDD/2



## VDD=2.5 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

| Parameter                 | Symbol          | Conditions              | Min.    | Тур. | Max.    | Units |
|---------------------------|-----------------|-------------------------|---------|------|---------|-------|
| Operating Voltage         | VDD             |                         | 2.375   |      | 2.625   | V     |
| Input High Voltage, CLKIN | V <sub>IH</sub> | Note 1                  | 0.7xVDD |      | VDD     | V     |
| Input Low Voltage, CLKIN  | V <sub>IL</sub> | Note 1                  |         |      | 0.3xVDD | V     |
| Input High Voltage, 1G    | V <sub>IH</sub> |                         | 1.8     |      | VDD     | V     |
| Input Low Voltage, 1G     | V <sub>IL</sub> |                         |         |      | 0.7     | V     |
| Output High Voltage       | V <sub>OH</sub> | I <sub>OH</sub> = -8 mA | 1.9     |      |         | V     |
| Output Low Voltage        | V <sub>OL</sub> | I <sub>OL</sub> = 8 mA  |         |      | 0.5     | V     |
| Nominal Output Impedance  | Z <sub>O</sub>  |                         |         | 50   |         | Ω     |
| Input Capacitance         | C <sub>IN</sub> | CLKIN, 1G pin           |         | 5    |         | pF    |
| Operating Supply Current  |                 |                         | -1      | "    |         |       |
| 5PB1102                   |                 | 100MHz, No load, 25°C   |         | 10   |         |       |
| 5PB1104                   |                 | 100MHz, No load, 25°C   |         | 15   |         |       |
| 5PB1106                   | IDD             | 100MHz, No load, 25°C   |         | 22   |         | mA    |
| 5PB1108                   |                 | 100MHz, No load, 25°C   |         | 28   |         |       |
| 5PB1110                   |                 | 100MHz, No load, 25°C   |         | 33   |         |       |

### VDD=3.3 V ±5%, Ambient temperature -40° to +105°C, unless stated otherwise

| Parameter                 | Symbol          | Conditions               | Min.    | Тур. | Max.    | Units |
|---------------------------|-----------------|--------------------------|---------|------|---------|-------|
| Operating Voltage         | VDD             |                          | 3.135   |      | 3.465   | V     |
| Input High Voltage, CLKIN | V <sub>IH</sub> | Note 1                   | 0.7xVDD |      | VDD     | V     |
| Input Low Voltage, CLKIN  | V <sub>IL</sub> | Note 1                   |         |      | 0.3xVDD | V     |
| Input High Voltage, 1G    | V <sub>IH</sub> |                          | 2       |      | VDD     | V     |
| Input Low Voltage, 1G     | V <sub>IL</sub> |                          |         |      | 0.8     | V     |
| Output High Voltage       | V <sub>OH</sub> | I <sub>OH</sub> = -12 mA | 2.4     |      |         | V     |
| Output Low Voltage        | V <sub>OL</sub> | I <sub>OL</sub> = 12 mA  |         |      | 0.7     | V     |
| Nominal Output Impedance  | Z <sub>O</sub>  |                          |         | 50   |         | Ω     |
| Input Capacitance         | C <sub>IN</sub> | CLKIN, 1G pin            |         | 5    |         | pF    |
| Operating Supply Current  |                 | ·                        |         | 1    | 1       |       |
| 5PB1102                   |                 | 100MHz, No load, 25°C    |         | 12   |         |       |
| 5PB1104                   |                 | 100MHz, No load, 25°C    |         | 20   |         |       |
| 5PB1106                   | IDD             | 100MHz, No load, 25°C    |         | 25   |         | mA    |
| 5PB1108                   |                 | 100MHz, No load, 25°C    |         | 35   |         |       |
| 5PB1110                   |                 | 100MHz, No load, 25°C    |         | 40   |         |       |



## **AC Electrical Characteristics**

(VDD = 1.8V, 2.5V, 3.3V)

### **VDD = 1.8V ±5%**, Ambient Temperature -40° to +105°C, unless stated otherwise

| Parameter                             | Symbol                | Conditions   | Min. | Тур. | Max. | Units  |
|---------------------------------------|-----------------------|--|------|------|------|--------|
| Input Frequency                       |                       |  | 0    |      | 200  | MHz    |
| Output Rise Time (2 pF load)          | t <sub>OR</sub>       | 0.36V to 1.44V, C <sub>L</sub> =2 pF                   |      | 0.5  | 0.75 | ns     |
| Output Fall Time (2 pF load)          | t <sub>OF</sub>       | 1.44V to 0.36V, C <sub>L</sub> =2 pF                   |      | 0.5  | 0.75 | ns     |
| Output Rise Time (5 pF load)          | t <sub>OR</sub>       | 0.36V to 1.44V, C <sub>L</sub> =5 pF                   |      | 0.8  | 1.0  | ns     |
| Output Fall Time (5 pF load)          | t <sub>OF</sub>       | 1.44V to 0.36V, C <sub>L</sub> =5 pF                   |      | 0.8  | 1.0  | ns     |
| Start-up Time                         | t <sub>START-UP</sub> | Part start-up time for valid outputs after VDD ramp-up |      |      | 3    | ms     |
| Propagation Delay                     |                       | Note 1   |      | 1.9  | 2.2  | ns     |
| Buffer Additive Phase Jitter, RMS     |                       | 156.25MHz, Integration Range: 12kHz-20MHz              |      |      | 0.05 | ps     |
| Output to Output Skew (5PB1102/04/06) |                       | Rising edges at VDD/2, Note 2                          |      | 35   | 50   | ps     |
| Output to Output Skew (5PB1108/10)    |                       | Rising edges at VDD/2, Note 2                          |      | 45   | 65   | ps     |
| Device to Device Skew                 |                       | Rising edges at VDD/2                                  |      |      | 200  | ps     |
| Output Enable Time                    | t <sub>EN</sub>       | $C_{L} \le 5 \text{ pF}$                               |      |      | 3    | cycles |
| Output Disable Time                   | t <sub>DIS</sub>      | $C_{L} \leq 5 \text{ pF}$                              |      |      | 3    | cycles |

## **VDD = 2.5 V ±5%**, Ambient Temperature -40° to +105°C, unless stated otherwise

| Parameter                             | Symbol                | Conditions   | Min. | Тур. | Max. | Units  |
|---------------------------------------|-----------------------|--|------|------|------|--------|
| Input Frequency                       |                       |  | 0    |      | 200  | MHz    |
| Output Rise Time (2 pF load)          | t <sub>OR</sub>       | 0.5V to 2.0V, C <sub>L</sub> =2 pF                     |      | 0.4  | 0.7  | ns     |
| Output Fall Time (2 pF load)          | t <sub>OF</sub>       | 2.0V to 0.5V, C <sub>L</sub> =2 pF                     |      | 0.4  | 0.7  | ns     |
| Output Rise Time (5 pF load)          | t <sub>OR</sub>       | 0.5V to 2.0V, C <sub>L</sub> =5 pF                     |      | 0.75 | 1.0  | ns     |
| Output Fall Time (5 pF load)          | t <sub>OF</sub>       | 2.0V to 0.5V, C <sub>L</sub> =5 pF                     |      | 0.75 | 1.0  | ns     |
| Start-up Time                         | t <sub>START-UP</sub> | Part start-up time for valid outputs after VDD ramp-up |      |      | 3    | ms     |
| Propagation Delay                     |                       | Note 1   |      | 2.4  | 2.9  | ns     |
| Buffer Additive Phase Jitter, RMS     |                       | 156.25MHz, Integration Range: 12kHz-20MHz              |      |      | 0.05 | ps     |
| Output to Output Skew (5PB1102/04/06) |                       | Rising edges at VDD/2, Note 2                          |      | 35   | 50   | ps     |
| Output to Output Skew (5PB1108/10)    |                       | Rising edges at VDD/2, Note 2                          |      | 45   | 65   | ps     |
| Device to Device Skew                 |                       | Rising edges at VDD/2                                  |      |      | 200  | ps     |
| Output Enable Time                    | t <sub>EN</sub>       | $C_{L} \le 5 pF$                                       |      |      | 3    | cycles |
| Output Disable Time                   | t <sub>DIS</sub>      | $C_{L} \le 5 pF$                                       |      |      | 3    | cycles |

## **VDD = 3.3 V ±5%**, Ambient Temperature -40° to +105°C, unless stated otherwise

| Parameter                             | Symbol                | Conditions   | Min. | Тур. | Max. | Units |
|---------------------------------------|-----------------------|--|------|------|------|-------|
| Input Frequency                       |                       |  | 0    |      | 200  | MHz   |
| Output Rise Time (2 pF load)          | t <sub>OR</sub>       | 0.66V to 2.64V, C <sub>L</sub> =2 pF                   |      | 0.45 | 0.6  | ns    |
| Output Fall Time (2 pF load)          | t <sub>OF</sub>       | 2.64V to 0.66V, C <sub>L</sub> =2 pF                   |      | 0.45 | 0.6  | ns    |
| Output Rise Time (5 pF load)          | t <sub>OR</sub>       | 0.66V to 2.64V, C <sub>L</sub> = 5pF                   |      | 0.7  | 1.0  | ns    |
| Output Fall Time (5 pF load)          | t <sub>OF</sub>       | 2.64V to 0.66V, C <sub>L</sub> =5 pF                   |      | 0.7  | 1.0  | ns    |
| Start-up Time                         | t <sub>START-UP</sub> | Part start-up time for valid outputs after VDD ramp-up |      |      | 3    | ms    |
| Propagation Delay                     |                       | Note 1   |      | 2    | 2.4  | ns    |
| Buffer Additive Phase Jitter, RMS     |                       | 156.25MHz, Integration Range: 12kHz-20MHz              |      |      | 0.05 | ps    |
| Output to Output Skew (5PB1102/04/06) |                       | Rising edges at VDD/2, Note 2                          |      | 35   | 50   | ps    |



| Parameter                          | Symbol           | Conditions                    | Min. | Тур. | Max. | Units  |
|------------------------------------|------------------|-------------------------------|------|------|------|--------|
| Output to Output Skew (5PB1108/10) |                  | Rising edges at VDD/2, Note 2 |      | 45   | 65   | ps     |
| Device to Device Skew              |                  | Rising edges at VDD/2         |      |      | 200  | ps     |
| Output Enable Time                 | t <sub>EN</sub>  | $C_{L} \leq 5 \text{ pF}$     |      |      | 3    | cycles |
| Output Disable Time                | t <sub>DIS</sub> | $C_{L} \le 5 \text{ pF}$      |      |      | 3    | cycles |

#### Notes:

- 1. With rail to rail input clock
- Between any 2 outputs with equal loading.
   Duty cycle on outputs will match incoming clock duty cycle. Consult IDT for tight duty cycle clock generators.

#### **Phase Noise Plots**





Figure 1. 5PB11xx Reference Phase Noise 58.9fs (12kHz to 20MHz)

Figure 2. 5PB11xx Output Phase Noise 70.9fs (12kHz to 20MHz)


The phase noise plots above show the low Additive Jitter of the 5PB11xx high-performance buffer. With an integration range of 12kHz to 20MHz, the reference input has about 58.9fs of RMS phase jitter while the output of 5PB11xx has about 70.9fs of RMS phase jitter. This results in a low Additive Phase Jitter of only 39fs.

#### **Test Load and Circuit**





### **Marking Diagrams**




#### Notes:

- 1. "AA" denotes the last two digits of the part number for 8-pin TSSOP and DFN (e.g. 02, 04).
- 2. "\*\*" is the lot sequence.
- 3. "XXX" denotes the last three characters of the Asm lot (20-pin QFN only).
- 4. "YYWW", "YWW", "YW", or "Y" is the last digit(s) of the year and week that the part was assembled.
- 5. "\$" denotes the mark code.
- 6. "G" after the two-letter package code denotes RoHS compliant package.
- 7. "I" denotes extended temperature range device.
- 8. Bottom marking: country of origin (TSSOP only).




## Package Outline and Package Dimensions (8-pin DFN, 2mm x 2mm Body, 0.5mm pitch)






## Package Outline and Package Dimensions, cont. (8-pin DFN, 2mm x 2mm Body, 0.5mm pitch)






## Package Outline and Package Dimensions (16-pin QFN, 2.5mm x 2.5mm Body, 0.4mm pitch)






## Package Outline and Package Dimensions, cont. (16-pin QFN, 2.5mm x 2.5mm Body, 0.4mm pitch)






## Package Outline and Package Dimensions (20-pin QFN, 3mm x 3mm Body, 0.4mm pitch)






# Package Outline and Package Dimensions, cont. (20-pin QFN, 3mm x 3mm Body, 0.4mm pitch)





## Package Outline and Package Dimensions (8-, 14-, 16-, 20-pin TSSOP)





## Package Outline and Package Dimensions, cont. (8-, 14-, 16-, 20-pin TSSOP)

 $\Rightarrow$ 

9 LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT

**∞** 

 $\triangleright$ 

detail of Pin 1 identifier is optional but must be located within the zone indicated

DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .25  $\,\mathrm{mm}$  PER SIDE

DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED .15 mm PER

DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE

DIMENSION E TO BE DETERMINED AT SEATING PLANE

AND

\_B\_ TO BE DETERMINED AT DATUM PLANE

ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

 $\triangleright$ 

**⊘**  $\Rightarrow$ 

- These dimensions apply to the flat section of the lead between .10 and .25 mm from the lead tip
- ALL DIMENSIONS ARE IN MILLIMETERS

6

THIS OUTLINE (VARIATION AA, E CONFORMS TO J JEDEC PUBLICATION 95 REGISTRATION MO-153, AD & AE


|        | z  | bbb | aaa | 51  | ь   | æ       | E1   | ш        | D    | A2   | A1  | A    |     | 1₩3        | : <b>~</b> 0    |          |
|--------|----|-----|-----|-----|-----|---------|------|----------|------|------|-----|------|-----|------------|-----------------|----------|
| NOTES: |    | ı   | ı   | .19 | .19 |         | 4.30 |          | 2.90 | .80  | .05 | ı    | MIN |            | JEDE            |          |
| Š      | 8  | 1   | -   | .22 | -   | .65 BSC | 4.40 | 6.40 BSC | 3.00 | 1.00 | -   | -    | NOM | ≵          | JEDEC VARIATION | PG/PGG8  |
|        |    | .10 | .10 | .25 | .30 |         | 4.50 |          | 3.10 | 1.05 | .15 | 1.20 | MAX |            | NO              | ,<br>608 |
|        |    |     |     |     |     |         | 4,6  | 3        | 4,5  |      |     |      | т   | _<br>      | z               |          |
|        |    | ı   | -   | .19 | .19 |         | 4.30 |          | 4.90 | .80  | .05 | 1    | MIN |            | JEDE            |          |
|        | 14 | 1   | -   | .22 | -   | .65 BSC | 4.40 | 6.40 BSC | 5.00 | 1.00 | ı   | 1    | NOM | AB-1       | JEDEC VARIATION | PG/PGG14 |
|        |    | .10 | .10 | .25 | .30 |         | 4.50 |          | 5.10 | 1.05 | .15 | 1.20 | MAX |            | NOI             | GG14     |
|        |    |     |     |     |     |         | 4,6  | 3        | 4,5  |      |     |      | E   | <b>⊣</b> □ | z               |          |
|        |    | 1   | -   | .19 | .19 |         | 4.30 |          | 4.90 | .80  | .05 | 1    | MIN |            | JEDE            |          |
|        | 16 | ı   | ı   | .22 | ı   | .65 BSC | 4.40 | 6.40 BSC | 5.00 | 1.00 | -   | ı    | MON | АВ         | JEDEC VARIATION | PG/PGG16 |
|        |    | .10 | .10 | .25 | .30 |         | 4.50 |          | 5.10 | 1.05 | .15 | 1.20 | MAX |            | ō.              | 3G16     |
|        |    |     |     |     |     |         | 4,6  | 3        | 4,5  |      |     |      | m   | _<br>      | z               |          |
|        |    | ı   | ı   | .19 | .19 |         | 4.30 |          | 6.40 | .80  | .05 | 1    | MN  |            | JEDE            |          |
|        | 20 | 1   | 1   | .22 | -   | .65 BSC | 4.40 | 6.40 BSC | 6.50 | 1.00 | ı   | 1    | MON | Ą          | JEDEC VARIATION | PG/PGG20 |
|        |    | .10 | .10 | .25 | .30 |         | 4.50 |          | 6.60 | 1.05 | .15 | 1.20 | MAX |            | 2               | 3G20     |


|                      |          |             | CHECKED                              | DRAWN 578 01/15/96     | APPROVALS              | XXXX±                | Ž                     | 7                     | I OLEKANCES      |
|----------------------|----------|-------------|--------------------------------------|------------------------|------------------------|----------------------|-----------------------|-----------------------|------------------|
|                      |          |             |                                      | 01/15/96               | DATE                   |                      | # ANGOLAX             |                       | 5                |
| DO NO                | С        | SIZE        | 4.                                   |                        | 틸                      | 8                    | 4                     |                       |                  |
| DO NOT SCALE DRAWING | PSC-4056 | DRAWING No. | 4.4 mm BODY WIDTH TSSOP .65 mm PITCH | (PG OR PA TOPMARK CODE | PG/PGG PACKAGE OUTLINE | www.IDT.com FAX: (40 | PHONE:                | Santa C               | 2975 St          |
| SHEET 2 OF 3         |          |             | 65 mm                                | Ō                      | •                      | FAX: (408) 492-8674  | PHONE: (408) 727-6116 | Santa Clara, CA 95054 | 2975 Stender Way |
| OF 3                 | 06       | REV         | PITCH                                |                        |                        | 674                  | -6116                 | 35054                 | ~                |

|     | REVISIONS                    |          |          |
|-----|------------------------------|----------|----------|
| REV | DESCRIPTION                  | DATE     | APPROVED |
| 02  | ADD 14 & 16 LD               | 08/25/98 | T. VU    |
| 03  | ADD 8 LD                     | 07/10/99 | T. VU    |
| 04  | ADDED TOPMARK TO TITLE       | 5/23/01  |          |
| 05  | ADD "GREEN" PGG NOMENCLATURE | 10/14/04 | UV UT    |
| 06  | ADDED PACKAGE CODE           | 3/8/13   | RAC      |



# Package Outline and Package Dimensions, cont. (8-, 14-, 16-, 20-pin TSSOP)





LAND PATTERN DIMENSIONS

|                      |          |             | CHECKED                              | DRAWN 58               | APPROVALS                    | XXXX±                | XX+<br>               | M<br>A<br>L           | TOLERANCES UNLESS SPECIFIED |
|----------------------|----------|-------------|--------------------------------------|------------------------|------------------------------|----------------------|-----------------------|-----------------------|-----------------------------|
|                      |          |             |                                      | TV 01/15/96            | DATE                         |                      | -                     | ANGULAR               | )FIED                       |
| DO NO                | C        | 3ZIS        | 4.4                                  |                        | JIII.E                       | ş                    | 4                     |                       |                             |
| DO NOT SCALE DRAWING | PSC-4056 | DRAWING No. | 4.4 mm BODY WIDTH TSSOP .65 mm PITCH | (PG OR PA TOPMARK CODE | TITLE PG/PGG PACKAGE OUTLINE | www.IDT.com FAX: (40 | •                     | Santa C               | 2975 St                     |
| SHEET 3 OF 3         |          |             | 35 mm F                              | ൌ                      |                              | FAX: (408) 492-8674  | PHONE: (408) 727-6116 | Santa Clara, CA 95054 | 2975 Stender Way            |
| 5 OF 3               | 06       | REV         | этсн                                 |                        |                              | 674                  | -6116                 | 95054                 | `                           |

| 3                  | 05                           | 04                     | 03       | 02             | REV         |           |
|--------------------|------------------------------|------------------------|----------|----------------|-------------|-----------|
| 10000 DAOKAGE 0000 | ADD "GREEN" PGG NOMENCLATURE | ADDED TOPMARK TO TITLE | ADD 8 LD | ADD 14 & 16 LD | DESCRIPTION | REVISIONS |
| 7 /0 /47           | 10/14/04                     | 5/23/01                | 07/10/99 | 08/25/98       | DATE        |           |
| •                  | TU VU                        |                        | T. VU    | T. VU          | APPROVED    |           |
|                    |                              |                        |          |                |             |           |
| ,                  | DΙ                           |                        |          | D [            | ١٨.         | м         |



# **Ordering Information**

| Part / Order Number | Marking    | Shipping Packaging | Package      | Temperature    |
|---------------------|------------|--------------------|--------------|----------------|
| 5PB1102PGGI         | see page 8 | Tubes              | 8-pin TSSOP  | -40 to +105 °C |
| 5PB1102PGGI8        |            | Tape and Reel      | 8-pin TSSOP  | -40 to +105 °C |
| 5PB1104PGGI         |            | Tubes              | 8-pin TSSOP  | -40 to +105 °C |
| 5PB1104PGGI8        |            | Tape and Reel      | 8-pin TSSOP  | -40 to +105 °C |
| 5PB1106PGGI         |            | Tubes              | 14-pin TSSOP | -40 to +105 °C |
| 5PB1106PGGI8        |            | Tape and Reel      | 14-pin TSSOP | -40 to +105 °C |
| 5PB1108PGGI         |            | Tubes              | 16-pin TSSOP | -40 to +105 °C |
| 5PB1108PGGI8        |            | Tape and Reel      | 16-pin TSSOP | -40 to +105 °C |
| 5PB1110PGGI         |            | Tubes              | 20-pin TSSOP | -40 to +105 °C |
| 5PB1110PGGI8        |            | Tape and Reel      | 20-pin TSSOP | -40 to +105 °C |
| 5PB1102CMGI         |            | Cut Tape           | 8-pin DFN    | -40 to +105 °C |
| 5PB1102CMGI8        |            | Tape and Reel      | 8-pin DFN    | -40 to +105 °C |
| 5PB1104CMGI         |            | Cut Tape           | 8-pin DFN    | -40 to +105 °C |
| 5PB1104CMGI8        |            | Tape and Reel      | 8-pin DFN    | -40 to +105 °C |
| 5PB1104CMGI/W       |            | Tape and Reel      | 8-pin DFN    | -40 to +105 °C |
| 5PB1106CMGI         |            | Cut Tape           | 16-pin QFN   | -40 to +105 °C |
| 5PB1106CMGI8        |            | Tape and Reel      | 16-pin QFN   | -40 to +105 °C |
| 5PB1108CMGI         |            | Cut Tape           | 16-pin QFN   | -40 to +105 °C |
| 5PB1108CMGI8        |            | Tape and Reel      | 16-pin QFN   | -40 to +105 °C |
| 5PB1110NDGI         |            | Tubes              | 20-pin QFN   | -40 to +105 °C |
| 5PB1110NDGI8        |            | Tape and Reel      | 20-pin QFN   | -40 to +105 °C |

<sup>&</sup>quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

# **Revision History**

| Rev. | Date     | Originator   | Description of Change  |
|------|----------|--------------|--|
| Α    | 03/20/15 | B. Chandhoke | Initial release.   |
| В    | 05/19/15 | B. Chandhoke | <ol> <li>Expanded Output Enable function text in General Description, and within the note under "Output Logic Table".</li> <li>Updated all "Buffer Additive Phase Jitter, RMS" conditions from 125MHz to 156.25MHz.</li> </ol> |
| С    | 06/09/15 | B. Chandhoke | <ol> <li>Corrected typos in part numbers in DC Electrical Tables.</li> <li>Updated existing Output Rise/Fall Time specs for 5pF load.</li> <li>Added additional Output Rise/Fall specs for 2 pF load.</li> </ol>               |
| D    | 06/15/15 | B. Chandhoke | Fixed typos in Output Rise/Fall Time 5pF specs for CL conditions; should be 5pF; not 2pF.  |
| Е    | 06/22/15 | B. Chandhoke | Changed 3.3V Operating Voltage spec from 3.15 min to 3.135 min; 3.45 max to 3.465 max.   |
| F    | 08/24/15 | B. Chandhoke | Added 5PB1104CMGI <b>W</b> orderable part.     Updated Abs Max Ratings table for "Output Enable and All outputs" and "CLKIN"; changed -0.5 V to -0.4 and added -0.4 to respectively.   |
| G    | 05/13/16 | H.G.         | Replace NDG20 POD drawing with latest version.   |



**Corporate Headquarters** 6024 Silver Creek Valley Road

San Jose, CA 95138 USA

Sales

1-800-345-7015 or 408-284-8200

Fax: 408-284-2775 www.IDT.com

**Tech Support** 

email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.